next up previous contents
Next: Problems during the measurements Up: On-chip manipulation of magnetic Previous: On-chip manipulation of magnetic   Contents


Basic sample preparation

Figure 3.1: Side view of a sample for all preparation steps
[Optical lithography]\includegraphics[width=.4\textwidth]{Bilder/Preparation1}         [Etching holes in the wafer]\includegraphics[width=.4\textwidth]{Bilder/Preparation2} [Filling up the holes]\includegraphics[width=.4\textwidth]{Bilder/Preparation3}         [Removing the resist]\includegraphics[width=.4\textwidth]{Bilder/Preparation4} [Optional sputtering of a protection layer]\includegraphics[width=.4\textwidth]{Bilder/Preparation5}

All samples in this thesis, which are used for manipulation or positioning of magnetic markers, have the same basic preparation procedure. Figure 3.1 presents the five main steps in the procedure. The first step is the optical lithography (a) that consist of spin-coating the sample with a resist, exposing it with a laser lithographer, and developing the resist to get the written design (check section 2.3 for a comprehensive description of optical lithography). Then, the whole sample is etched with Ar$^+$-ions, so 200nm deep holes are created where the resist was removed (b) (see section 2.2 for a description of the etching process). These holes are exactly filled up with Au (c), using 5nm thick Ta below and on top as an adhesive agent (thin grey layers). Finally, the resist is removed (d), and optionally, a protection layer of 100nm SiO$_2$ is sputtered onto the sample (e).

Initially, the conducting lines were not embedded into the Si-wafer, but first experiments showed that the protruding lines are real obstacles for the magnetic particles. This is no real surprise, as the height of the conducting lines is nearly one third of the diameter of a bead. Because the conductivity of gold is much higher than the conductivity of silicon, it is no problem to embed the gold lines into the Si-wafer (confer figure 3.1c).

Figure 3.2: Sample inside the IC-Socket. Bonded gold wires connect the design with the socket pins
0.5
\includegraphics[width=.5\textwidth]{Bilder/IC-Socket}

The SiO$_2$ protection layer is not added for all experiments, as it is only imperative for the bond-force measurements. But this layer helped in several experiments and was used in many cases.

The thickness of the conducting line and the width at the narrowest point determines the resistance and the maximum possible current. In most samples the resistance of a conducting line is between 20 and 300$\,\Omega$ and the maximal possible current is about 30 to 150mA.

For most measurements, the sample is glued with conductive silver paste to an IC-socket. For an easy connection, the contact pads of the structure are then wire bonded to the IC-socket. Figure 3.2 shows a complete sample in the IC-socket.


next up previous contents
Next: Problems during the measurements Up: On-chip manipulation of magnetic Previous: On-chip manipulation of magnetic   Contents
2005-07-23